For excellent performance and reliability, Metal-Oxide-Nitride-Oxide-Semiconductor (MONOS) memory with optimized silicon nitride charge storage layer was investigated. By using optimized silicon nitride film instead of standard silicon nitride (Si 3 N 4 ) film, fast Program/Erase (P/E) speed of 600µs, wide 3.0V Vth-window, good Vth-window of 1.1V after 10-year retention and wide 10M-cycled memory window of 3.0V are achieved.
Introduction
Smart card with contacts mainly is used as credit cards and mobile phone Subscriber-Identity-Module (SIM) cards. Recently, the contactless smart cards are gaining popularity for payment and ticketing applications such as mass transit.
For nearly 20 years, MONOS memory has been in production for these smart card applications. Compared to floating gate flash, MONOS memory is more scalable and highly reliable nonvolatile semiconductor memory.
Optimized silicon nitride film further extends the performance and reliability of MONOS memory without the difficulty and expensiveness of material engineering for high-k/metal gate stack.
Noted that the use of Ultra-thin Tunnel Oxide (UTO) is indispensable for superior cycling endurance without losing erase speed.
Experimental Procedure
The preparation of test device basically follows a standard NMOSFET process except that the gate oxide is replaced by an ONO structure.
First, the UTO (<2nm) was grown by thermal oxidation of silicon substrate. Then, the silicon nitride film was deposited by Low-Pressure-Chemical-Vapor-Deposition (L PCVD). Optimization of a silicon nitride film was controlled with ammonia (NH 3 ) to mono-silane (SiH 4 ) gas flow ratio [2] . For the blocking-top oxide, CVD oxide was deposited [3] . After the ONO stack was formed, poly-silicon was deposited and patterned.
To evaluate program/erase operation speed and data retention improvement, large cell size was used in this work. Program/erase were done by Vg control at Vs=Vd=Vsub= 0V. The device is programmed by Modified FowlerNordheim (MFN) tunnel of electrons from the whole channel region [3] . On the other hand, the device uses Direct Tunneling (DT) of holes to erase. Since the device channel stays off during these operations, the power consumption is very low.
Results and Discussion
Fig .1 shows the Transmission Electron Micrograph (TEM) of the ONO stack with optimized silicon nitride. It was determined that the optimization of a silicon nitride film by Si/N ratio control was carried out without natural oxidation growth.
The program/erase characteristics of test devices are shown in Fig.2 . Compared to standard silicon nitride device, optimized silicon nitride one exhibits fast program/erase speed of 600µs with wide 3.0V Vth-window. High-speed program/erase operation with low voltage less than 13V can be achieved due to the UTO. Fig.3 compares retention characteristics of 500k P/E cycled test devices. Optimized silicon nitride device shows good Vth-window of 1.1V after 10-year retention at 85°C. Fig.4 compares endurance characteristics of test devices at 85°C. Optimized silicon nitride device shows wide 10M-cycled memory window of 3.0V with fixed P/E time (600µs, 600µs). Table I summarizes the memory data comparison. This work (SiO 2 /Optimized SiN/SiO 2 /poly Si) have done good memory device integrity of wide 3.0V Vth-window, good Vth-window after 10-year retention and wide 10M-cycled memory window of 3.0V. These results are the best data that have previously reported.
Conclusions
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